 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| ML12040 Phase-Frequency Detector Legacy Device: Motorola MC12040 The ML12040 is a phase-frequency detector intended for use in systems requiring zero phase and frequency difference at lock. In combination with a voltage controlled oscillator (such as the ML12149), it is useful in a broad range of phase-locked loop applications. * Operating Frequency = 80 MHz Typical * Operating Temperature Range TA = 0 to 75C Pin Conversion Table 14 Pin DIP 20 Pin PLCC 1 2 2 3 3 4 4 6 5 8 6 9 7 10 8 12 9 13 10 14 11 16 12 18 13 19 14 20 8 3 4 14 1 P DIP 14 = CP PLASTIC PACKAGE CASE 646 Inputs R 0 0 1 0 1 0 1 1 1 1 1 1 1 0 1 V 0 1 1 1 1 1 1 0 1 0 1 0 1 1 1 U X X X X 1 1 1 1 0 0 0 0 0 0 0 Outputs D X X X X 0 0 0 0 0 0 1 1 1 1 0 U X X X X 0 0 0 0 1 1 1 1 1 1 1 D X X X X 1 1 1 1 1 1 0 0 0 0 1 19 PLCC 20 = -4P PLASTIC PACKAGE CASE 775 CROSS REFERENCE/ORDERING INFORMATION PACKAGE MOTOROLA LANSDALE P DIP 14 MC12040P ML12040CP PLCC 20 MC12040FN ML12040-4P Note: Lansdale lead free (Pb) product, as it becomes available, will be identified by a part number prefix change from ML to MLE. PIN CONNECTIONS LOGIC DIAGRAM VCC1 N.C. U U N.C. R VEE 1 2 3 4 5 6 7 14 13 12 11 10 9 8 R6 RQ S 4 U (fR>fV) 3 U (fR>fV) VCC2 N.C. D D N.C. V N.C. S RQ V9 (Top View) 12 D (fV>fR) 11 D (fV>fR) VCC1 = Pin 1 VCC2 = Pin 14 VEE = Pin 7 TRUTH TABLE This is not strictly a functional truth table; i.e., it does not cover all possible modes of operation. However, it gives a sufficient number of tests to ensure that the device will function properly in all modes of operation. Page 1 of 5 www.lansdale.com Issue 0 ML12040 LANSDALE Semiconductor, Inc. ELECTRICAL CHARACTERISTICS The ML12040 has been designed to meet the DC specifications shown in the test table after thermal equilibrium has been established. Outputs are terminated through a 50 resistor to 3.0 V for 5.0 V tests and through a 50 resistor to -2.0 V for -5.2 V tests. NOTE: For more information on using an ECL device in a 5.0 V system, refer to Application Note AN1406/D, "Designing with PECL (ECL at 5.0 V)" 6 R U U D 4 3 11 12 9 V D TEST VOLTAGE VALUES (Volts) @ Test Temperature 0C 25C VIHmax -0.840 -0.810 -0.720 VILmin -1.870 -1.850 -1.830 VIHAmin -1.145 -1.105 -1.045 VILAmax -1.490 -1.475 -1.450 VEE -5.2 -5.2 -5.2 Supply Voltage = -5.2V MC12040 Pin Under Test 7 6 9 3 4 11 12 3 4 11 12 3 4 11 12 3 4 11 12 75C TEST VOLTAGE APPLIED TO PINS BELOW 0C Min Max Min -120 25C Max -60 350 350 Min 75C Max Unit mAdc Adc Vdc -1.000 -0.840 -0.960 -0.810 -0.900 -0.720 7 1,14 6 9 VIHmax VILmin VIHAmin VILAmax VEE 7 7 7 (VCC) Gnd 1,14 1,14 1,14 Symbol IE IINH VOH1 Characteristics Power Supply Drain Input Current Logic "1" Output Voltage VOL1 Logic "0" Output Voltage Vdc -1.870 -1.635 -1.850 -1.620 -1.830 -1.595 7 1,14 VOHA2 Logic "1" Input Voltage Vdc -1.020 -0.980 -0.920 6.9 7 1,14 VOLA2 Logic "0" Input Voltage Vdc -1.615 -1.600 -1.575 9 6 9 6 6 9 6 9 7 1,14 TEST VOLTAGE VALUES (Volts) @ Test Temperature 0C 25C Supply Voltage = +5.0V MC12040 Pin Under Test 7 6 9 3 4 11 12 3 4 11 12 3 4 11 12 3 4 11 12 TEST VOLTAGE APPLIED TO PINS BELOW 0C Min Max Min -115 25C Max -60 350 350 Min 75C Max Unit mAdc Adc Vdc 4.000 4.160 4.040 4.190 4.100 4.280 1,14 7 6 9 VIHmax VILmin VIHAmin VILAmax VEE 1,14 1,14 1,14 (VCC) Gnd 7 7 7 75C VIHmax +4.160 +4.190 +4.280 VILmin +3.130 +3.150 +3.170 VIHAmin +3.855 +3.895 +3.955 VILAmax +3.510 +3.525 +3.550 VEE +5.0 +5.0 +5.0 Symbol IE IINH VOH1 Characteristics Power Supply Drain Input Current Logic "1" Output Voltage VOL1 Logic "0" Output Voltage Vdc 3.190 3.430 3.210 3.440 3.230 3.470 1,14 7 VOHA2 Logic "1" Input Voltage Vdc 3.980 4.020 4.080 6.9 1,14 7 VOLA2 Logic "0" Input Voltage Vdc 3.450 3.460 3.490 9 6 9 6 6 9 6 9 1,14 7 Page 2 of 5 www.lansdale.com Issue 0 ML12040 LANSDALE Semiconductor, Inc. Figure 1. AC Tests VCC = +2.0 V To Scope Channel A 5.0 F 1 Pulse Gen 1 Pulse Gen 2 D 9 V D 12 6 R 14 4 U 3 U 11 To Scope Channel B PRF = 5.0 MHz Duty Cycle = 50% t+ = t- = 1.5 ns 0.2 ns 0.1 F 7 t- Pulse Gen 1 50% 90% 10% 20ns Pulse Gen 2 t+- Output Waveform A t++ Output Waveform B 50% t++ 50% t+- 50% t- 90% 10% t- 80% 20% t+ 80% 20% t- t+ t+ 1.1 V 0.3 V t+ 1.1 V 0.3 V NOTES: 1 All input and output cables to the scope are equal lengths of 50 coaxial cable. 2 Unused input and outputs are connected to a 50 resistor to ground. 3 The device under test must be preconditioned before performing the AC tests. Preconditioning may be accomplished by applying pulse generator 1 for a minimum of two pulses prior to pulse generator 2. The device must be preconditioned again when inputs to Pins 6 and 9 are interchanged. The same technique applies. 0.1 F VEE = -3.2 or -3.0 V ML12040 0C Pin Under Test 6,4 6,12 6,3 6,11 9,11 9,3 9,12 9,4 3 4 11 14 3 4 11 14 Output Waveform B A A B B A A B A B B A A B B A 25C 85C TEST VOLTAGES/WAVEFORMS APPLIED TO PINS LISTED VEE -3.0 or -3.2 V 7 Symbol t6+4+ t6+12+ t6+3- t6+11- t9+11+ t9+3+ t9+12- t9+4- t3+ t4+ t11+ t14+ t3- t4- t11- t14- Characteristic Propagation Delay Max 4.6 6.0 4.5 6.4 4.6 6.0 4.5 6.4 3.4 Max 4.6 6.0 4.5 6.4 4.6 6.0 4.5 6.4 3.4 Max 5.0 6.6 4.9 7.0 5.0 6.6 4.9 7.0 3.8 Unit ns Pulse Gen 1 6 9 6 9 9 6 9 6 6 6 9 9 6 6 9 9 Pulse Gen 2 9 6 9 6 6 9 6 9 9 9 6 6 9 9 6 6 VCC 2.0 V 1,14 Output Rise Time ns 7 1,14 Output Fall Time 3.4 3.4 3.8 ns 7 1,14 Page 3 of 5 www.lansdale.com Issue 0 ML12040 LANSDALE Semiconductor, Inc. Legacy Applications Information The ML12040 is a logic network designed for use as a phase comparator for MECL-compatible input signals. It determines the "lead" or "lag" phase relationship and the time difference between the leading edges of the waveforms. Since these edges occur only once per cycle, the detector has a range of 2 radians. Operation of the device may be illustrated by assuming two waveforms, R and V (Figure 2), of the same frequency but differing in phase. If the logic had established by past history that R was leading V the U output of the detector (pin 4) would , produce a positive pulse width equal to the phase difference and the D output (Pin 11 ) would simply remain low. On the other hand, it is also possible that V was leading R (Figure 2), giving rise to a positive pulse on the D output and a constant low level on the U output pin. Both outputs for the sample condition are valid since the determination of lead or lag is dependent on past edge crossing and initial conditions at start-up. A stable phase-locked loop will result from either condition. Phase error information is contained in the output duty cycle that is, the ratio of the output pulse width to total period. By integrating or low-pass filtering the outputs of the detector and shifting the level to accommodate ECL swings, usable analog information for the voltage controlled oscillator can be developed. A circuit useful for this function is shown in Figure 3. Figure 2. Timing Diagram Proper level shifting is accomplished by differentially driving the operational amplifier from the normally high outputs of the phase detector (U and D). Using this technique the quiescent differential voltage to the operational amplifier is zero (assuming matched "1" levels from the phase detector). The U and D outputs are then used to pass along phase information to the operational amplifier. Phase error summing is accomplished through resistors R1 connected to the inputs of the operational amplifier. Some R-C filtering imbedded within the input network (Figure 3) may be very beneficial since the very narrow correctional pulses of the ML12040 would not normally be integrated by the amplifier. Phase detector gain for this configuration is approximately 0.16 volts/radian. System phase error stems from input offset voltage in the operational amplifier, mismatching of nominally equal resistors, and mismatching of phase detector "high" states between the outputs used for threshold setting and phase measuring. All these effects are reflected in the gain constant. For example, a 16 mV offset voltage in the amplifier would cause an error of 0.016/0.16 = 0.1 radian or 5.7 degrees of error. Phase error can be trimmed to zero initially by trimming either input offset or one of the threshold resistors (R1 in Figure 3). Phase error over temperature depends on how much the offending parameters drift. Figure 3. Typical Filter and Summing Network R2 C 10 to 30V - 510 12 D 510 R2 CC C R1 2 CC R1 2 MC1741 + To VCO R 3 U V ML12040 Lead R Leads V (D Output = "0") V Leads R (D Output = "0") R1 2 R1 2 Lag Page 4 of 5 www.lansdale.com Issue 0 ML12040 LANSDALE Semiconductor, Inc. OUTLINE DIMENSIONS P DIP 14 = CP PLASTIC PACKAGE (ML12040CP) CASE 646-06 ISSUE M NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. 3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL. 4. DIMENSION B DOES NOT INCLUDE MOLD FLASH. 5. ROUNDED CORNERS OPTIONAL. INCHES MIN MAX 0.715 0.770 0.240 0.260 0.145 0.185 0.015 0.021 0.040 0.070 0.100 BSC 0.052 0.095 0.008 0.015 0.115 0.135 0.290 0.310 --- 10 0.015 0.039 MILLIMETERS MIN MAX 18.16 18.80 6.10 6.60 3.69 4.69 0.38 0.53 1.02 1.78 2.54 BSC 1.32 2.41 0.20 0.38 2.92 3.43 7.37 7.87 --- 10 0.38 1.01 14 8 B 1 7 A F N -T- SEATING PLANE L C K H G D 14 PL 0.13 (0.005) M J M DIM A B C D F G H J K L M N PLCC 20 = -4P CASE 775-02 Plastic Package (ML12040-4P) Lansdale Semiconductor reserves the right to make changes without further notice to any products herein to improve reliability, function or design. Lansdale does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. "Typical" parameters which may be provided in Lansdale data sheets and/or specifications can vary in different applications, and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by the customer's technical experts. Lansdale Semiconductor is a registered trademark of Lansdale Semiconductor, Inc. Page 5 of 5 www.lansdale.com Issue 0 |
Price & Availability of ML1204005
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |